☰
hazardflow_designs
0.1.0
In hazardflow_designs::cpu::riscv_isa
?
Constant
hazardflow_designs
::
cpu
::
riscv_isa
::
REGS
source
·
[
−
]
pub const REGS:
usize
= 32;
Expand description
Number of registers.